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ABSTRACT 
FLASH ADC USING 2µm CMOS P-WELL TECHNOLOGY: 
DESIGN AND TEST 
by 
Joseph E Levinson 
This thesis describes the design, implementation and test for a new CMOS 
analog-to-digital converter IC chip. In designing the analog-to-digital converter in this 
thesis a radically different comparator design that is only available with CMOS logic. 
The design utilizes a single CMOS inverter as an ultra-high gain amplifier. This 
approach reduces the circuit dependence upon matching of the transistors similar to 
the traditional method. This new design requires less area since the comparator utilizes 
fewer transistors. 
Flash analog-to-digital converters use 2" - 1 comparators to do a single 
conversion where n is the number of bits used. These comparators are traditionally 
made with differential transistor amplifiers in order to obtain matched characteristics. 
Effects of mismatch in current gains and base emitter voltage is reduced in the new 
design since the amplifier topology does not depend entirely upon perfectly matched 
transistors. 
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CHAPTER 1 
INTRODUCTION STATE OF THE ART FLASH ADC'S 
1. 1 Introduction 
ADC's are essential for converting the real world into a form that computers may 
understand and use data for computations and data logging. For example an 
automobile's engine computer takes data from sensors on the engine, masks 
computations and modifies timing and fuel mixtures. The space program also uses 
ADC's to take data for the purpose of logging it for the future. When a problem arises 
the data may be analyzed to give an indication of what this problem might have been. 
These are examples of where an analog-to-digital converter is used. In both cases a 
low speed analog-to-digital converter can be used. Analyzing video and radar signals 
require a high speed analog-to-digital converter. 
There are many circuit realizations for analog-to-digital converters. There are 
some low speed types such as single and dual slope converters. There are medium 
speed devices such as successive approximation and delta sigma converters, and then 
there are the high speed flash converters. 
1. 2 Single and Dual Slope Converters 
The low speed single and dual slope converters consist of charging a capacitor and then 
discharging and comparing these two times. These require a small area on a chip. The 
conversion is performed by charging the capacitor with a current source. The voltage 
developed across the capacitor is compared to the unknown input voltage. A 
comparator signals when the two are equal. At the same time the capacitor is charging 
up, a counter is being driven by an oscillator and that counter has a digital value 
representing the unknown voltage. The single slope converter is very dependent upon 
the accuracy and stability of the capacitor and an oscillator. This results in a slow and 
inaccurate quantization of an unknown voltage. A similar technique, the dual-slope 
integration analog-to-digital converter relies on two current sources to charge and 
discharge the capacitor. The initial charging of the capacitor uses a fixed time period, 
while a counter is being run up from an oscillator. The second phase is discharging of 
the capacitor proportional to the unknown voltage, while running the counter down. 
The ratio of the difference in time gives the quantization of the unknown voltage. This 
method does not rely upon the accuracy of the oscillator or the stability of the capacitor 
and it is used in inexpensive digital multimeters. These converters are typically offered 
in 7 to 8 bit quantization types; for higher quantization a better type of converter must 
be used. Both of these types of converters are low cost since they occupy a small area 
on a silicon chip.' 
1. 3 Successive Approximation and Delta Sigma Converter 
The medium speed analog-to-digital converters are extremely popular in a variety of 
applications such as data acquisition computer boards and high performance digital 
multimeters. The successive approximation type of analog-to-digital converter utilizes 
'Horowitz, P. & Hill, W. , 1989, "Digital Meets Analog, Analog/Digital Conversion", The Art of Electronics , 
2ed, Press Syndicate of the University of Cambridge, NY, NY, pp 621 to 630 
a digital-to-analog converter. The counting is done by a successive approximation 
register that is driven by a clock. The output of this register is fed into a digital-to-
analog converter the output of which is given to a comparator that compares that 
output with that of the unknown. When the two are equal, the value in the successive 
approximation register is the quantization of the unknown input. This type of 
converter takes log2N clock pulses where N is the number of bits. The other major 
type of medium speed analog-to-digital converter is the delta-sigma converter. This 
type relies upon the charging of a capacitor with pulses of current until the voltage is 
equal to the unknown input. During that time a counter keeps track of the number of 
pulses which result in the quantization of the unknown. These devices are available in 
8 to 16 bit types; some with 22 bits are becoming available. 
1. 4 Flash Converters 
This high speed ADC would be a flash converter, meaning that one clock cycle will 
perform the conversion. Various manufactures produce different varieties of flash 
ADC's. Datel manufactures a CMOS flash ADC, the ADC-207 and ADC-208. Harris 
also makes some video flash analog-to-digital converts that utilize a similar architecture 
to the one presented in this thesis. 
"The CA3306 family are CMOS parallel (FLASH) analog-to-
digital converts designed for application demanding both low 
power consumption and high speed digitization. Digitizing at 
15Mhz, for example, requires only about 50mW. 
The CA3306 family operates over a wide, full scale signal 
input voltage of 1V up to the supply voltage. Power consumption 
is as low as 15mW, depending upon the clock frequency selected. 
3 
The CA3306 types may be directly retrofitted into CA3300 
sockets, offering improved linearity at a lower reference voltage 
and high operating speed with a 5V supply. 
The intrinsic high conversion rate makes the CA3306 types 
ideally suited for digitizing high speed signals. The overflow bit 
makes possible the connections of two or more CA3306s in series 
to increase the resolution of the conversion system_ A series 
connection of two CA3306s may be used to produce a 7-bit high 
speed converter. Operation of two CA3306s in parallel doubles 
the conversion speed (i.e., increase the sampling rate from 15Mhz 
to 30Mhz). 
Sixty-four paralleled auto balanced comparators measure the 
input voltage with respect to a know reference to produce the 
parallel bit outputs in the CA3306. Sixty-three comparators are 
required to quantize all input voltage levels in this 6-bit converter, 
and the additional comparator is required for the overflow bit.' 
The comparator circuit is similar to the design as is presented in this thesis. The Harris 
device has the same overall block diagram as the device in this thesis, except for the 
overflow comparator. The Datel device has some differences in the location of a set of 
latches used to capture the data that has been converted. The Datel devices (ADC207 
and ADC208) latches the output of the comparator, while the design within latches the 
output of the encoding array. This difference in location of the latches would appear to 
account for the difference in speed of the two Datel designs. The Harris unit will 
operate up to 15Mhz while the Datel method will operate up to 20Mhz. The device 
presented in this thesis has a calculated maximum speed of 12Mhz This concurs with 
one designed by Harris. 
"The ADC-208 utilizes an advanced VLSI 1.2 micron CMOS 
in providing 20 MHz sampling rated at 8 bits. The flexibility of 
2--, 1994, Harris Semiconductor Data Acquisition 1994, Harris Semiconductor, Palm Bay, FL, pp 6-16 to 6-30 
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the design architecture and process delivers effective bit rates to 
30 MHz in the burst mode, one shot mode conversion times of 35 
nanoseconds, low power modes to 150mW, latch-up free 
operation without external components and operation over the hill 
military temperature range. 
The ADC-208 has 256 auto-zeroing comparators which are auto-
balanced on every conversion to cancel out any offsets due to 
temperature and/or dynamic effects. These comparators sample 
the difference between the analog input and the reference voltages 
generated by the precision reference ladder network. Parallel 
output data and the overflow pin have Three-State outputs. The 
overflow pin allows cascading two devices for 9 bit operation."3 
There are many other types of analog-to-digital converters being designed. 
Many of these devices are only present in papers presented at conferences such as the 
International. Solid-State Circuits Conference. One of these presented during the 1995 
conference was A 12bit 50Msample/s Two-Stage ADC. It utilizes a cascaded folding 
amplifier based on a complementary bipolar process. The use of bipolar technology 
gives the device an overall advantage in speed. Other designs have also appeared in the 
Journal of Solid State Circuits. A recent one appeared in the Dec. I995. 
"Abstract -- A CMOS analog to digital converter based on 
the folding and interpolating technique is presented. 	 This 
technique is successfully applied in bipolar A/D converters and 
now also becomes available in CMOS technology. The analog 
bandwidth of the A/D converter is increased by using a 
transresistance amplifier at the outputs of the folding amplifiers 
and, due to careful circuit design, the comparators need no offset 
compensation. The result is a small area (0.7sq mm in 0.8µm 
CMOS), high speed (70MS/s), and low-power (110mW at 5V 
3--,1991,DATEL Databook Volume I ,Datel Inc, Mansfield, MA. pp 2-5 to 2-8 
4Gosser, R. & Murden, F., Feb. 17, 1995, A 12b 50msample/s Two-Stage ADC, Analog Devices, Greensboro, 
NC, at the IEEE International Solid-State Circuits Conference 
5 
supply, including reference ladder) A/D converter. A 3.3V supply 
version of the circuit runs at 45MS/s and dissipates 45mW."5 
This device utilizes a comparator circuit that may be realized in both CMOS 
and bipolar technologies. The comparator is a set of matched devices to form a current 
mirror; this does require the matching of transistors, but results in a very small 
comparator design. It utilizes an encoding technique that makes it possible to utilize 
smaller analog-to-digital sections and then encode them together. 	 The smaller 
comparator would inherently result in smaller area and therefore reduce the 
propagation times. 
This is a look at a few commercially available and recent publications of current 
analog-to-digital converters available today. There is a wide variety of choice for the 
designer, depending on whether they want high speed, high accuracy, or low cost. 
The high cost would be full custom design, while the lowest cost would be a simple 
device such as a dual slope converter that is commercially available. Their size have 
become small enough to be incorporated into micro-controllers. 
6 
5Nauta, Bram & Venes, Ardie G. W., Dec. 1995, "A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D 
Converter", IEEE Journal of Solid State Circuits, Piscataway, NJ, Number 12, Volume 30, pp 1302 to 1308 
CHAPTER 2 
CHIP ARCHITECTURE AND SPECIFICATIONS 
The design specification for this chip is as follows: 
Figure 1 
Pin-Out of Die from MOSIS 
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Figure 2 
Floor Plan of Chip Layout 
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CHAPTER 3 
CIRCUIT DESCRIPTION AND LOGIC SCHEMATIC 
3. 1 Comparators 
The main part of the ADC is the comparator. The CMOS comparator does not follow 
the standard differential transistor design. The comparator makes its 'decision' process 
by using a capacitor. The capacitor is initially charged with a reference voltage on one 
of the two plates. The other plate is connected to an inverter used in a linear mode to 
provide amplification. The clock switches the reference voltage off the capacitor and 
opens the inverter amplifier. After a moment of delay the unknown voltage is applied 
to the same side of the capacitor as was used for the reference voltage. The capacitor 
is actually making the 'decision' whether the unknown voltage is greater than the 
reference voltage or less. The inverter then amplifies the result of the 'decision'. 
Previously, when the inverters' output was fed back on it's input the result was to preset 
or bias the inverter in a region of high gain, resulting in a high speed amplifier that will 
reach saturation at either rail.6 The schematic for one of the comparator is shown in 
Figure 3. There are 63 of these comparators in this ADC design to yield 6 bits. The 
reference voltage is derived off a resistive ladder. 
Since these comparators utilize a single capacitor to make the comparison 
`decision', they are not susceptible to device mismatches as in a differential amplifier. 
The transistors are used for a high-gain amplifier, being driven into saturation. The 
,1991, DATEL Databook Volume I, Datel Inc, Mansfield, MA, pp 2-1 to 2-8 
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effects of mismatching would only result in a speed degradation. In the differential 
amplifier, a mismatch in transistor parameters would result in inaccuracies. 
3. 2 Encoding 
The output of these comparators is fed into a circuit which makes the output with only 
one high bit and all the other ones low. This is implemented using pass transistor logic. 
To minimize the circuit area, the actual circuit uses two transistors. Had the circuit 
been realized with a transmission gate, the circuit would have required three more 
transistors, a total of five, which would have more than doubled the area. The next 
part of the circuit allows the one Vth drop from the pass transistor due to the level 
restoration buffers. This circuit I will call a 'bar to dot' converter. The output of 
the comparator/pass transistor logic is then fed into a ROM encoder. This encoder 
has six bits for output and 64 bits for input. The circuitry is designed using the contact 
mask for the actual programming of the ROM. 
3. 3 Basic Layout 
The actual design/layout of the chip became fairly simple because of the redundancy of 
a few simple cells. The basic comparator was laid out and optimized. Then four of 
these comparators with appropriate clock driving circuitry and a four stage resistive 
divider network were grouped together. Sixteen of these groups of four comparators 
were then placed onto the actual chip. These cells were designed to be placed next to 
each other for power, ground and other various input connections. The outputs from 
10 
these blocks of four comparators were fed into single 'bar to dot' converters. These 
converters were designed so that four of them took the same geometric height as the 
blocks of four comparators. The inputs and outputs were designed/laid-out so that the 
connections would be there and no manual connection routes would be needed. The 
encoder ROM array was designed so that one row could be drawn-up and then 
reproduced 64 times over. The only thing that was omitted on this ROM was the 
contact mask for encoding. When 64 rows were assembled with the appropriate 
driving circuitry the encoding, which was the contact to metal I layer, had to be added 
manually. The encoder ROM took the same height the 64 comparators and other 
previous stages took. This formed the core of the 6 bit analog-to-digital converter 
shown in Figure 4. 
3. 4 Support Electronics 
The supporting circuitry also had to be added. This included output latches, clock 
driving schemes, output drivers, input/output pads, power and ground distribution. 
The output latches were a simple design utilizing a master and slave latch to create an 
edge triggered device. The master and slave portions differed in the polarity of their 
clocks. Each portion utilized two inverters and two transmission gates. The actual 
`memory' of this circuit depends upon the storage of charge on a node capacitance. 
The wiring from the output of the encoder ROM to the 6 latches was done manually 
with a great expense of time. The clocking was done utilizing a fan-out tree for the 
comparators to minimize clock skew. The clock signal was also routed to the latches 
with a small time delay to allow for the propagation delay of the analog-to-digital 
11 
converter. The output drivers were a 4 stage set of tri-state buffers. Each buffer was 
approximately 7 times the gain of the previous stage. Such buffering is necessary to 
drive large capacitive loads. The transconductance of the transistors for each stage had 
to be increased with a change in W/L. 
	
The final output transistors had a 
transconductance of 0.064 p.-mhos for the NMOS transistor and 0.052 µ-mhos for the 
PMOS transistor. The bonding pads have an average capacitance of about IpF. The 
driving capacitance that was chosen was to be able to drive about I OpF. The wiring to 
the pads was also done manually. The final item that had to be done manually was to 
connect all the power and ground signal to the appropriate bonding pads. 
3. 5 Critical Path 
The critical path of this circuit is a propagation delay from one stage to the other. The 
actual propagation delay for one conversion is simple; it involves the delays in the clock 
driving circuitry that is designed in a fan-out to provide equal clocking for all the 
comparators. The comparators have their own delays that should be the same for each 
one. The 'bar to dot' converter has to wait for two comparators to have an output for 
it to work properly. The final delay is in the encoding ROM. From there the output is 
latched into six D type latches. The clocking for these latches is skewed by some 
inverters and physical length of a wire run on the chip so as to capture only 'good' data 
from the ROM encoder. A partial schematic is shown in Figure 5 with the critical path 
in heavy lines. 
12 
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Figure 3 
Schematic for the Clocked Comparator Cell 
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Figure 4 
Block Diagram for the 6 Bit Analog-to-Digital Converter 
15 
Figure 5 
Critical Path 
CHAPTER 4 
CIRCUIT SIMULATION RESULTS 
4. 1 Spice Results 
The full 6 Bit ADC contained over 6000 MOS FET's. This would have been too many 
devices for PSPICE to handle in a reasonable amount of time. In order to do the 
original design, a student version of PSPICE was used. This version could only handle 
10 transistors as a maximum. The circuit was 'cracked' into parts for simulation, a 
comparator, a few different types of inverters, and a latch. These simulations 
suggested the ADC should be able to handle at least a clock rate of 12MHz. For a final 
simulation a full blown version of PSPICE was utilized to handle 2I8 MOS FET's to 
simulate a 3 bit analog-to-digital converter. This gave a full picture of the critical path. 
The maximum clock rate that was obtained with the later simulation was 12MHz with 
actual process parameters for the transistors. The circuit description, input file, for the 
SPICE runs was similar in breakup to the actual chip. The first subcircuit that was 
generated was for a single comparator. Then four of these comparators were grouped 
together with the appropriate clocking circuitry, the two phase clock. Then these were 
fed into the two part encoding array and then latched by three latch subcircuits. While 
looking at internal nodes of the circuit, it became obvious where improvements could 
be made in the circuit. The outputs from the individual comparators is shown in the 
plot in Figure 6. The output from the comparators were fed directly into the encoding 
array; this created a slow path. The output from the two levels of encoders are shown 
in Figure 7, the output from the 'bar to dot' converter to the encoder ROM is shown in 
16 
Figure 8. The output from the ROM and latches is shown in Figure 9. The 
commercially available device from Datel shows that after the comparator there is a 
latch to hold the value from the conversion. I think this was done to improve 
speed/through-put, and is where I would improve the design. 
17 
18 
Figure 6 
SPICE Simulation - Comparator Outputs 
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Figure 7 
SPICE Simulation - Tar to Dot' Converter Outputs 
Figure 8 
SPICE Simulation - Input to the Encoder ROM 
20 
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Figure 9 
SPICE Simulation - Output From ROM and Latches 
CHAPTER 5 
PHYSICAL LAYOUT AND PROCESS DISCUSSION 
5. 1 Mentor Graphics and Hierarchy 
The actual layout for the chip was done using Mentor-Graphics version 7 on HP 
Apollo workstations. Chipgraph was used for doing the polygon editing. The design 
utilized a simple comparator. This comparator (Figure 10) was then built into a set of 
four comparators with the appropriate clocking circuitry and a section of the resistive 
ladder (Figure I1). The set of four comparators was placed side by side to create a set 
of 64 comparators. The outputs of each of these comparators was fed into a pass 
transistor circuit to only have one high and the other circuits low. There were 64 of 
these circuits that were placed next to the set of 64 comparators. The encoding ROM 
was set up to be mask programmed on the metal contact layer (Figure 12). A generic 
row was created without the contact layer. The row included the driving circuitry. 
This circuit was repeated again 64 times and then the contact layer was added. The 
output from the encoding ROM was fed into 6 latches (Figure 13) that were also 
individual cells. As a side note, I have found that the final assembly of a full custom 
chip takes at least as long as doing the 'inner' workings of the device. A bulk of time 
was spent designing the comparator to take as little space as possible. The other bulk 
of time was spent to assemble the chip with bonding pads and general routing of 
clocking and power lines. From the chipgraph data the design was 'flattened' to 
remove subcells prior to creating the files to send to MOSIS for fabrication. The 
bonding pad layout is shown in Figure 14 and Figure 15 and the entire chip is shown in 
22 
Figure 16. The large transistors in Figure 15 have a transconductance per area of 
6.4x10-6 µ-mhos/µm2 for the NMOS transistor and 2.56x10-6 µ-mhos/µm2 for the 
NMOS transistor 
5. 2 Mosis Acceptance 
The files that MUSTS would accept were either CALMA II files or CIF (California 
Intermediate Form) files. The CALMA II files were binary files. The CIF files were 
text, which was the type that was easiest to send over e-mail. The end file occupied 
approximately 4 Megabytes of characters. I was only permitted to send MOSIS files of 
900,000 characters or less. I wrote a C program to split the file up into 5 different CIF 
sections for MOSIS. A copy of the program is given in appendix B. Once the design 
passed the few quick tests that MUSTS performed on the source deck, it was up to 
them to fabricate the device. This device fit into a category that MOSIS called a 'Tiny 
Chip', a maximum size of 2.25mm by 2.25mm. The fabrication costs were dramatically 
reduced and the turn-around time was 6 to 8 weeks. The devices were placed into 
standard 28 pin packages and a bonding diagram was supplied along with the 
parameters from the processing. From the processing the design rules are created. The 
design rules tell how close various layers may be to each other; the closeness of 
transistors; the overlap to ensure connections between layers; and the minimum width 
and length of certain layers. The following is a brief summary of how the various mask 
layers are aligned and the order of processing. 
23 
5. 3 Design Rules 
The layout design rules are provided by MOSIS. They are an adaptation on the CMOS 
lambda design rules presented in Principles of CMOS VLS/ Design A Systems 
Perspective by N. Weste and K. Eshraghian. These rules determine the minimum 
widths of features such as the minimum width of an active area, P-wells, metalization 
and poly-silicon layers. The rules also determine the exact size of a contact and via 
from one layer to another. The minimum spacing between different and similar layers is 
also determined; also the overlap to assure a contact/via connection between layers. 
Many factors determine these rules. The first and most obvious factor is how well a 
mask can be aligned over a preceding layer; this is partly determined by the optics used 
in an alignment tool and also how the photo-lithography is actually done. Another 
factor is how the etching of the glass/silicon-dioxide is done and how well it is 
controlled. The process of etching various layers can cause under-cut or over-cut of 
material. The amount of doping of the silicon in the various layers also will provide a 
measure of how susceptible the device is to latchup, which gives the spacing between 
P-wells and active areas. 
5. 4 Processing Parameters 
Processing determines the parameters for modeling the device using computer 
simulations. These models are partly determined experimentally and partly on certain 
intrinsic properties. Each wafer contains sets of test structures. These structures 
include various ring oscillators, resistors made from different layers, capacitors made 
again from different layers. These parameters must be know to a certain extent prior to 
the actual design of the chip to ensure a reasonable chance for success. MOSIS 
provides a summary of these parameters for each of their various production runs. This 
information then can be used to more accurately simulate the device and verify its 
properties. 
5. 5 Production of a Chip 
The first step/layer in processing the silicon wafer is to create the P-wells that contain 
the NMOS transistors. This step is accomplished by using a mask pattern on the bare 
silicon wafer. 
The second step/layer in processing is to create the active areas where 
transistors are to be placed. This is accomplished by aligning the mask for the active 
areas to the P-well areas. The active areas are actually areas of silicon dioxide about 
410 Angstroms thick. 
The third step/layer is the creation of poly-silicon gates for both N-MOS and P-
MOS transistors. This mask layer is aligned to the active areas. 
The fourth and fifth steps/layers in processing use the same mask layer. This 
layer is called the P-select area, but its complement is actually the N-select area. These 
mask layers are aligned with the active areas. 
The sixth step/layer is the second layer of poly-silicon. This layer is aligned 
with the first layer of poly-silicon. 
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The seventh step/layer is a series of cuts through the insulating layers of silicon 
dioxide. These enable the next layer (metal 1) to contact and connect other layers to 
each other. This layer is aligned with the active areas. 
The eighth step/layer is the first level of metalization. 	 This provides 
interconnects. This layer is aligned with the contact layer. 
The ninth step/layer is again a set of cuts through the insulating silicon dioxide, 
but only down to the first level of metal. This provides a connection between the first 
and second levels of metal. This is aligned with the first level of metal. 
The tenth step/layer is the second layer of metal. This only connects metal one 
to metal two or provides bonding pads to the outside world. This layer is aligned with 
the via layer (number ten). 
The eleventh step/layer is called passivation. This provides protection to the 
chip. Holes are cut in this layer to gain access to bonding pads on the second level 
metal. This layer is aligned with the second level metal layer' 
The layout and processing shown in Figure 17 and Figure 18 shows the various 
steps for a single level metalization and single level poly-silicon8. To create the 
processing need for this thesis the processing and layers for the poly-silicon and second 
level metal and various contact between these layers would have to be added to the 
steps. 
7Eshraghian, Kamran & Weste, Neil, Oct. 1985,"CMOS Processing Technology", Principles of CMOS VLSI 
Design A Systems Perspective, 1st Ed., VLSI System Series, Addison-Wesley Publishing Company, Reading 
Ma., pp 63 to 118 
8 Eshraghian, Kamran & Weste, Neil, Oct. 1985,"CMOS Processing Technology", Principles of CMOS VLSI 
Design A Systems Perspective, 1st Ed., VLSI System Series, Addison-Wesley Publishing Company, Reading 
Ma., pp 72 to 73 
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Figure 10 
Layout of the Clocked Comparator Cell and Clock Driver 
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Figure 11 
Layout of Four Comparators with Clocking Logic and a Portion of the Resistor Divider 
28 
Figure 12 
Layout of the Encoding ROM 
29 
Figure 13 
Layout of a Latch 
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Figure 14 
Layout of a Bonding Pad 
Figure 15 
Layout of a Tri-State Bonding Pad 
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Figure 16 
Layout of the Entire 6 Bit A/D Tiny Chip 
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Figure 17 
Processing and Mask Layers 
35 
Figure 18 
Processing and Mask Layers 
CHAPTER 6 
DEVICE ENGINEERING TEST 
6. 1 Device Testing 
Four devices were fabricated by MOSIS on thesis N41Q run during March of 1994. 
Physical examination, under a microscope, of the four devices did not reveal any blatant 
fabrication errors that would have prevented the devices from functioning properly. 
There appeared to be a small defect on one of the power supply metal layers that was 
either caused by dust or an imperfection in the layer of glass below it. This caused a 
different texture in one small spot of the run. The resistor voltage divider is 32µm by 
1152µm that yields 36 squares. The sheet resistance of the poly-silicon one layer was 
reported by MOSIS at 22.3 ohms per square, this would make the divider be 802.8a 
The actual measurement of the divider showed it to be 915Ω. The difference could be 
attributed to contact resistance combined with the resistance of the bonding wires. The 
percentage error is just below 14 percent. The devices were then powered with a 5 
Volt power supply. Each one drew about 150 mA to I75 mA. The Clock line and the 
two chip-enable lines were toggled to obtain results. The output results showed that 
the four devices performed the same, the outputs were low and could not be forced to 
a valid logic hi. The highest voltage that could be obtained from an output pin was in 
the range from 0.35 to 0.45 Volts. This would indicate a short internally of some kind. 
Since all four devices behaved in the same manner, this is believed to be a design flaw 
in the layout. The micro photograph of the device is shown in Figure 19. The actual 
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parameters that were derived from the MOSIS run are provided in Appendix C. These 
parameters were then used to re-run the PSPICE simulation. 
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Figure 19 
Micro-Photograph of the Actual Tiny Chip 
CHAPTER 7 
SUMMARY AND CONCLUSIONS 
This exercise in designing, simulating, laying out, building and testing of a flash analog-
to-digital converter had some limited success. The design and simulation were done 
without problems. The final simulation did show where improvements could be made 
for the future. The layout was done using chipgraph from Mentor Graphics version 7, 
but other design verification tools were not available such as an electrical and design 
rule checkers. These tools would have aided in the design process by back annotation 
of the device to simulate it fully, and to have caught any mistakes, either in electrical or 
design rule errors prior to the actual build. The building of the device was done by 
MOSIS in California, which yielded four devices to test. The testing revealed that 
there was a mistake in the layout, but it is undetermined where that mistake lies. This 
radically different comparator design is in use commercially by Datel and Harris. The 
Datel devices are the ADC-207 and ADC-208, being a 7 and an 8 bit flash analog-to-
digital converters respectively. The Datel device utilizes the improvement that was 
discovered during a larger simulation using PSPICE. The Harris devices (CA3306 
family), also being 6 bit devices, offer similar performance to the device presented in 
this thesis. 
The device presented here is a commercial reality. 	 The design of the 
comparator utilizing a radically different approach can be taken and does yield better 
performance due to the absolute matching of transistors as in a traditional differential 
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transistor design. The performance for a flash analog-to-digital converter rivals other 
designs available today. There exists no reason that the same comparator could not be 
used for other types of converters or other applications where a comparator is required 
as long as a clocked device is acceptable. 
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APPENDIX A 
SPICE SOURCE DECK 
The following is a copy of the SPICE program used to run the simulation a 3 bit ADC 
using PSPICE. 
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APPENDIX B 
CIF FRAGMENTATION PROGRAM 
The following is a copy of the CIF segmentation program used to send the CIF file to 
MOSIS: 
/* This program was written in very portable C, 
	
*/ 
/* and tested under VMS 4.2 & 5.0 and 4.3 bsd UNIX. */ 
/* 	 */ 
/* To compile and run this CIF-CHECKSUM program: 
	
*/ 
/* 	 */ 
/* FOR VMS and C 
	
*/ 
/* $ cc checksum.c 
	
*/ 
/* $ link checksum.obj 
	
*/ 
/* $ define lnk$library sys$library:vaxcrtl.olb 
	
*/ 
/* $ checksum :== $your-disk:[your-full-directory-path]checksum.exe 
*/ 
/* $ checksum your-cif-file 
	
*/ 
/* 	 */ 
/* FOR UNIX and C 
	
*/ 
/* % cc -0 checksum.c -o checksum 
	
*/ 
/* o checksum your-cif-file 
	
*/ 
/* 	 Modified by Joe E. Levinson 
	
*/ 
/* 	 from the mosis program 
	
*/ 
/* 	 additions are to split the source file*/ 
/* 	 into blocks of approx. 700000 chars 
	 */ 
/* 	 also add id and p-password to the 
	
*/ 
/* 	 files for mosis submission 	 */ 
/* 	 */ 
/* 	 THIS PROGRAM IS WRITTEN IN K & R C 	 */ 
/* 	 not ANSI C 
	
*/ 
#ifdef 	 VMS 
#include 
	 stdio.h 
#else 
#include 	 <stdio.h> 
#endif 
/* standard error routine, print a message then exit */ 
#define ERROR(str) { printf("%s\n",str); exit(1); } 
int main(n, str) int n; char *str[]; { 
int j = 1, 	 /* number of the file being written 	 */ 
num = 1; 	 /* number of files co generate 	 */ 
long int i; 	 /* character count 	 */ 
char name[15]; /* name of the current output file 	 */ 
int c, 	 /* character from the current input file */ 
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d; 	 /* character from the current output file */ 
FILE *input, 
	 /* input file 
	
*/ 
*tmpfile, /* temporary file 
	
*/ 
*output; 
	 /* output file 
	
*/ 
/* check input parameters */ 
if (n < 2) ERROR("No INPUT file, OUTPUT file, ID or P-PASSWORD 
given") 
if (n < 3) ERROR("No OUTPUT file, ID or P-PASSWORD given") 
if (n < 4) ERROR("No ID or P-PASSWORD given") 
if (n < 5) ERROR("No P-PASSWORD given") 
/* open input file */ 
if ((input = fopen(str[1],"r")) == NULL) 
ERROR("Error opening input file") 
/* count number of characters in input file and determine */ 
/* 	 how many output files there will be 	 */ 
/* 	 then close input file 	 */ 
while ((c = fgetc(input)) != EOF) 
{ num++; i = 1; 
while ((i++ < 700000L) && ((c = fgetc(input)) != EOF)); 
if (c != EOF) 
while (((c = fgetc(input)) != EOF) && (c != '\n')); 
if (c == EOF) break; } 
printf("%d files\n",num-1); 
fclose(input); 
/* open input file */ 
if ((input = fopen(str[1],"r")) == NULL) 
ERROR("Internal ERROR 1") 
/* loop thru each block of the input file */ 
/* 	 doing - copy into a temporary file */ 
/* 	 - computing the check sum of */ 
/* 	 the block 	 */ 
/* 	 - make the correct header for */ 
/* 	 the output file and copy 	 */ 
/* 	 the temp file 	 */ 
while ((c = fgetc(input)) != EOF) 
{ sprintf(name,"%s%d.cif",str[2],j++); 
i = 1; 
if ((tmpfile = fopen("TMP.tmp","w")) == NULL) 
ERROR("Error opening tmpfile file") 
fputc(c,tmpfile); 
while ((i++ < 700000L) && ((c = fgetc(input)) != EOF)) 
fputc(c,tmpfile); 
if (c != EOF) 
{ while (((c = fgetc(input)) != ROE) && (c != 
'\n')) 
{ i++; fputc(c,tmpfile); } 
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fputc(c,tmpfile); } 
fclose(tmpfile); 
printf("Length = 
if ((output = fopen(name,"w")) == NULL) 
ERROR("Error opening output file") 
/* write out header to the output file */ 
fprintf(output,"REQUEST: SUBMIT\n"); 
fprintf(output,"ID: %s\n",str[3]); 
fprintf(output,"P-PASSWORD: %s\n",str[4]); 
/* compute the check sum to the output file */ 
compute_cif(output); 
fprintf(output,"CIF-FRAGMENT: %d/%d\n",j-1,num-1); 
if ((tmpfile = fopen("TMP.tmp","r")) == NULL) 
ERROR("Internal Error") 
/* copy the temp file to the actual output file */ 
while ((d = fgetc(tmpfile)) != EOF) 
fputc(d,output); 
fprintf(output,"REQUEST: END\n"); 
fclose(tmpfile); fclose(output); 
if (c == EOF) exit(0); 
return 0; 
#define TRUE 1 
#define FALSE 0 
static 	 char mess[100]; /* Buffer for error messages.*/ 
/* 	 CKSUM.*/ 
int _compute_cif(out) FILE *out; 
/* Calculates the CIF-Checksum. */ 
/* Reads a CIF file from Standard Input. */ 
/* Writes the CIF-Checksum on Standard Output. */ 
static 	 FILE *in; 
long chksum; 	 /* Checksum accumulates here. */ 
long nbyte; 	 /* Byte count accumulates here. */ 
int sepflg; 	 /* Boolean for previous separator. */ 
int c; 	 /* Gets a character from the file, or EOF. */ 
/* Initialization. */ 
if ((in = fopen("TMP.tmp","r")) == NULL) 
ERROR("Error opening tmpfile file internal") 
SO 
sepflg = TRUE; /* Set the separator flag. */ 
chksum = 32; 
	 /* Initial checksum value. */ 
nbyte = 1; 
	 /* Initial byte count. */ 
/* Process the data bytes. */ 
while ((c = getc(in)) != EOF) 
{ 
c &= 0177; /* Get rid of unwanted bits. */ 
if (c > ' ') /* Is this a printing character? */ 
{ 
chksum = chksum + (long) C; 
nbyte++; 
sepflg = FALSE; 
else if ((c != 0) && (sepflg == FALSE)) 
1 
chksum = chksum + 32L; /* Process the first */ 
nbyte++; /* separator in a row. */ 
sepflg = TRUE; 
/* Continue reading file. */ 
/* Process the implied trailing separator. */ 
if (sepflg == FALSE) 
{ 
chksum = chksum + 32L; 
nbyte++; 
} 
/* Print our results. */ 
printf ("CIF-checksum = %1d\n", chksum); 
printf ("Byte-count 	 = %d\n", nbyte); 
fprintf (out,"CIF-checksum: %1d", chksum); 
fprintf (out," %1d\n", nbyte); 
return ; 
APPENDIX C 
MOSIS PROCESS CHARACTERISTICS 
The following four pages are a summary of the process sheets provided by MOSIS. 
MOSIS PARAMETRIC TEST RESULTS 
RUN: N410 
	
VENDOR: ORBIT 
TECHNOLOGY: SCP=E20 	 FEATURE SIZE: 2.3 microns 
INTRODUCTION:This report contains the lot average results obtained by MOSES 
from measurements of the MOSIS test structures cc each wafer 
Of this fabrication lot-. The SPICE parameters obtained from 
similar measurements on a selected wafer are also attached. 
COMMENTS: This Looks like a typical Orbit Semiconductor 2.0µm p-well run. 
TRANSISTOR PARAMETERS WA 
	 N-CHANNEL P-CHANNEL UNITS 
MINIMUM 
	 3 /2 
	
Vth 	 .11 	 -0.75 Volts 
SHORT 	 18/2 
	
Vth 	 1.00 	 -0.71 Volts 
	
Vpt 	 15,9 -13.0 Volts 
	
Vbkd 	 15,8 -15.4 VoLts 
	
Idss 	 2398 	 -1248 	 uA 
LARGE 	 50/50 
	
Vth 	 0,99 	 -0.75 Volts 
Vjbkd 	 15.7 -19.3 Volts 
	
Ijlk 	
-
16.2 -1.3 pA 
Gamma 	 1,14 	 0.45 V 0.5 
Delta length 	 0,37 	 0.30 microns 
(L eff L_drawn-DL) 
delta width 	 -0.39 	 0.00 microns 
(W eff W drawn-D ) 
K. TUo*Ccx/M 
	 25.0 	 -10.1 	 uA/V 2 
?CIA-2 TRANSISTORS 	 W/L 	 N-CHANNEL P-CHANNEL, UNITS 
MINIMUM 	 6/4  
	
Vth 	 1.09 	 -0.94 Volts 
	
SHORT 	 36/4 
	
Vth 	 1.03 	 -0.90 volts 
	
LARGE 	 36/36 
	
Vth 	 1.00 	 -0.93 Volts 
Delta length 	 0.18 	 -0.44 microns' 
(L eff L_drawn-DL) 
Delta width 	 0.00 	 0.00 microns 
(W eft c  W drawn-DM) 
X' (UotCo4i2) 	 20.4 	 -8.3 uA/V-2 
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PDX TRANSISTORS 
	 GATE 	 N-ACTIVE P+ACTIVE UNITS 
Vth 	 Poly 	 21.5 -11.9 Volts 
PROCESS PARAMETERS 
	
li+DIFF 10,-DIFF N+PCLY P+POLY POLY2 METAL1 METAL2 UNITS 
Sheer Resistance 
	 24.4 	 71.9 	 20.4 
	 22.3 19.4 	 0.05 	 0.03 Ohms/sq 
Width Variation 
	 0-09 -0.07 -0.20 -0.15 -0.17 -0.09 	 3.45 microns 
(measured - drawn) 
Contact Resistance 
	 21.4 	 10.6 	 9.1 	 11.2 10.1 	 0.03 Ohms 
Gate Ccide Thickness 405 
	
.Angstroms 
CAPACITANCE PARAMETERS R+DIFF P+DIFP POLY POLY2 METAL1 METAL2 UNITS 
Area (substrate) 	 386 	 201 	 42 	 25 	 aF/um 2 
Area(poly) 	 473 	 35 	 22 	 aF/um-2 
Area ;polv2) 	 38 	 aP/um2 
Area (¢etall) 	 35 	 aF/um 2 
Area (H-,active) 	 E25 	 40 	 23 	 aF/um:2 
Area (P+active) 	 316 	 aF/te 2 
Fringe (substrata) 	 575 	 128 	 ap/um 
Fringe (N+Ective) 
	 71 	 aFlum 
Pringe (?+Ective) 
	 94 	 aF/um 
CIRC SIT PARAMETERS 	 UNITS 
Inverters 	 k 
vinv 	 1.0 	 2.27 Volts 
'vine 	 1.5 
	 2,48 Volts 
Plow 	 2.0 
	 0.00 Volts 
Vhigh 	 2.0 
	 3.00 Volts 
Vinv 	 2.0 	 2.63 Volts 
Gain 	 2.0 
	
-12.11 
Ring Oscillator 
MOSIS (3L stages) 
	 31.70 MHz 
N410 SPICE LEVELS 2 PARAMETERS 
_MODEL CAOSN NAOS LEVEL-2 ?Ri..0.600000 0OX=4.2100E-06 XY-0.200000U IPG-L 
+ V70-0,9597 DELTA-8.5280E+00 1D-1.67405
-07 KP=4 7466E-05 
+ UC-578.7 0EXP-1.8310E-01 UCRI1'-8.8450E+04 RSH-1.7240E+01 
+ GANMA1.0283 N5DB-2.15503+16 NFS-3.91E+11 VAA.X.6.6700E+04 
+ LAMB3A-2.4990E-02 CGD02.3057E-10 CGS0-2.3057E-10 
+ CG.80-4.0753E-10 CU-3.7086E-04 MJ-0.4303 OJSW-5.6047E-10 
+ MaS1-1=0.384091 PB..0.800000 
* Weff = Wdrawn - Delta_ 
* The suggested Delta W is -3.8E00E-07 
.NODEL CHOSP P1004 LEVEL=2 PHI=0.600000 TOX=4.21003-08 XJ=0.2000000 TPG=-1 
VTO--0.6892 DELTA-1.7970E+00 L0-1.5070E-07 KP-1.9218E-05 
U0-234.3 UEXP-3.33200-01 UC2IT-6.6300E04 RSH-6,6000E+01 
+ GAMA-0.5915 NSUB-7.0900E+15 NE'S-3.23E+1Z V31AX=9.9990E+05 
4- L14A:3A-4.9200E-02 C000=1..8541E-10 MS0-1.8541E-10 
+ CGEO-3.46815-10 GI-1.6874E-04 Mj0.4794 CJSW-1.50B2E-1O 
+ WSW-0.07452 PB-0.700000 
k Weff = drawn - Delta _W 
* The suggested Delta 9) is 6.0720E-09 
N41Q SPICE PSIM PARAMETERS 
>01.1 P1-L. Eui D112 Mr.,7 ML2 
*PROCESS-orbit 
A-RUN=n42:q 
AWAFEE-:0 
*Gate-oxide thickness- 421.0 angstroms 
*Geometries (.1-dravn/L-d=awn, units are =fun') of transistors measured were: 
, 3.2/2.0, 6.0/2.0, 18.0/2.0, 18.0/5.0, 18.0/25.0 
-3ias range to' perform the extraction 
-17-dd)-5 volts 
*DATE-02-15-94 
*MMOS PARAMETERS 
-7.188333-01,-6.91584E-02, 9.14745E-02 
7.60096E-01, 3.67314E-24,-1 .53167E-23 
1.03199E-00, 1.93363E-01, 3.56115E-01 
-4.13719E-02, 1_16815E-01, 2.54641E-02 
-3.39164E-03, 9.50544E-03, L.94025E-02 
5.72474E+02,6.96277E-001,2.65265E-001 
5.33397E-02, 5.03034E-02,-4.52294E-D2 
2.29187E-02, 5.12172E-01,-3.06096E-01 
1.43917E+01,-3.16332E01, 6.45255E4-01 
-1.26646E-03,-4.39646E-03, 2.87274E-03 
-2.47416E-05,-1.45592E-03,-4-.51830E-03 
1.4724LE-03,-1.34515E-02, 3.95971E-02 
5.48715E-02,-5_13601E-03,-1.454653-02 
5.51795E-02, 2.91367E+02,-5.9931934-00 
7.12957E-00.-3.32071E+01. 9.230073+01 
-4.07965E+00, 6.28764E+01,-2.49727E-01 
-6.42707E-03, 6.67362E-02,-2.25240E-02 
	 • 
4.21000E-002, 2.70000E+01, 5.00000E4-D0 
4.26327E-010,4.28327E-010,4.10748E-010 
1.000001+000,0.000mr4-000,0.00000E+000 
1.000001+000,0.00.000E,000,0.00000E+000 
0.00000E+000,0.000001-000,0.00000E+000 
C.000008+000,0.00000E÷000,0.00000E+000 
* Gate Oxide Thickness is 4-21 Angstroms 
A PMOS
*  PARAMETERS 
-4.73363E-01, 2.74087E-01.-3.90480E-01 
6.8033E-01, 2.40119E-24, 0.00000E1.00 
6.32064E-01,-4.35630E-01, 6.24686E-01 
5.92240E-02,-9.35089E-02, 1.31036E-01 
-7.65985E-03, 6.09917E-02,-1.56246E-02 
2.4117584-02,3.24954E-001,1.657876-001 
1.28862E-0i, 3.980492-02.-7.362811-02 
2.19034E-02, 3.21993E-01,-6.67338E-02 
1.17270E+01,-6.82703E+00, 5.30017E400 
4.41482E-04,-3.80214E-03,-3.92463E-03 
7.478963-04,-q.161692-03, 1.37135E-03 
8.71041E-03,-5.30563E-03, 1.57807E-03 
1.51614E-03,-8.20391E-04, 1.34531E-02 
2.65469E+02, 1.07537E+02, 5.79252E+01 
1_19751E+01,-4.73836E+00, 1.72411E+01 
-
1.04639E-01, 1.41411E-01,-6.77270E-01 
-1.60734E-02,-5.59496E-03, 2.03221E-02 
.21000E-002, 2.70000E+01, 5.00000E+00 
1.999018-010,1.99901E-010,3.86214.2-010 
1.00000E+000,0. 00000E+000,0.000008+000 
1.000008+000,0.00000E4-000,0,00000E+000  
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0.00000E-,-000,0.0000034000,0.00000E,000 
0.00000+000,0.00000E+000,0.00000E+000 
',K.,- diffusion:: 
24.05: 
	 3.708600e-04, 	 5.6047.00e-10, 	 /.000000e-08, 	 0.8 
0.8, k. 0.430276: 
	
0.364091, 	 0, 	 0 
"P+ diffusion:: 
72.48, 	 1.667400e-04. 	 1.508200e-10, 	 1.000000e-08, 	 0.7 
0.7, 	 0.479427, 
	
71452000e-02, 	 0, 	 0 
*METAL LAYER -- 1 
5.110000a-02. 	 2.600000e-05, 	 0, 	 0, 	 0 
0, 	 0, 	 0, 	 0, 	 0 
*METAL LAYER -- 2 
* 
2.732000e-02, 	 0, 	 0, 	 0, 	 0 
0, 	 0, 	 0, 	 0, 
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